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Straintronic magneto-tunneling junction (s-MTJ) switches, whose resistances are controlled with voltage-
generated strain in the magnetostrictive free layer of the MTJ, are extremely energy-efficient switches that
would dissipate a few aJ of energy during switching. Unfortunately, they are also relatively error-prone
and have low resistance on/off ratio. This suggests that as computing elements, they are best suited for
non-Boolean architectures. Here, we propose and analyze a ternary content addressable memory imple-
mented with s-MTJs and some transistors. It overcomes challenges encountered by traditional all-transistor
implementations, resulting in exceptionally high cell density and an energy-delay product that is orders of
magnitude lower.
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I. INTRODUCTION
The primary threat to continued downscaling of elec-
tronic devices envisaged in Moore’s law1 is the excessive
energy dissipation that takes place in the device during
switching. Straintronic magneto-tunneling junctions (s-
MTJ) are among the most energy-efficient three-terminal
resistance switches extant2–5. Unfortunately, they are
also relatively error-prone6–10 and have low resistance
on/off ratios. The switching error probability is typi-
cally larger than 10−9 at room temperature9–11 which
makes it problematic to utilize them in Boolean logic.
This has turned attention to non-Boolean computing
paradigms12,13, which may be more forgiving of errors
and do not always demand high resistance on/off ratios.
Here, we explore one such application, namely Ternary
Content-Addressable Memory (TCAM) and show that
replacing transistors with s-MTJ results in significant en-
ergy saving and increased cell density. The low on/off ra-
tio does not inhibit circuit operation, although a higher
on/off ratio would be desirable.
TCAM is useful for high-speed parallel data process-
ing. It finds application in platforms such as packet for-
warding in network routers14, image encoding15, para-
metric curve extraction16, and Hough transformation17.
It compares input search data against a table of stored
data to return the memory address of fully or partially
matching data. Each TCAM cell has three states in its
search and storage bit: ‘0’, ‘1’ and ‘X’ (don’t care). The
“don’t care” state allows masking, i.e., a match regard-
less of the storage and/or search data bit. Key chal-
lenges in a large scale TCAM are to achieve a high cell
density and low standby power dissipation. Conventional
CMOS-based TCAM cells consume large areas on a chip.
Although CMOS scaling improves the cell density, the
standby power dissipation deteriorates18. On the other
hand, an s-MTJ based TCAM can overcome these chal-
lenges and achieve a very high cell density along with
little or no standby power dissipation.
II. SKEWED STRAINTRONIC MAGNETO-TUNNELING
JUNCTION (S-MTJ)
An s-MTJ is a standard MTJ (fixed layer-spacer-free
layer) with one difference. The free layer is a magne-
tostrictive nanomagnet in elastic contact with an under-
lying poled piezoelectric thin film of thickness a as shown
in Fig. 1(a). Square electrodes of edge L (≈ a), sepa-
rated by a distance d (L ≤ d ≤ 2L), are delineated on the
piezoelectric surrounding the MTJ stack. The bottom of
the conducting substrate is grounded. The electrode ‘1’
is used to read the s-MTJ resistance by passing a current
to ground. Application of a voltage across the piezoelec-
tric film using the electrode pair ‘2’ shown in Fig. 1(a)
generates biaxial strain in the film (compresssion along
the line joining the electrode pair and tension perpen-
dicular to it, or vice versa, depending on the polarity of
the voltage), which is partially or fully transferred to the
soft layer of the s-MTJ in elastic contact with the film.
This rotates its magnetization via the Villari effect19–21
and changes the s-MTJ resistance, realizing the action
of a switch. A tiny amount of voltage V (few mV) is
required to rotate the magnetization through a large an-
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2gle and change the s-MTJ resistance substantially if the
piezoelectric film is ∼100 nm thick, resulting in a switch-
ing energy dissipation CV 2 (C = capacitance associated
with charging the piezoelectric, which is 1-2 fF) of a few
tens of aJ22,23. The internal energy dissipation within
the magnetostrictive free layer due to Gilbert damping is
negligible2.
FIG. 1. (a) A 4-terminal s-MTJ switch showing the MTJ
stack, the piezoelectric layer and the electrodes. (b) The top
view of the free and fixed layers of the MTJ. The major axes of
the two ellipses subtend an angle of 45◦ between themselves.
The s-MTJ operation has been experimentally
demonstrated24,25. Here, we first show that an s-MTJ
can be engineered to produce very unusual device char-
acteristics and then show that such device characteristics
elicit TCAM behavior.
Consider a “skewed” s-MTJ where the major axes of
the fixed and free layers subtend an angle of 45◦ between
them as shown in Fig. 1(b). The fixed layer is imple-
mented with a synthetic anti-ferromagnet (SAF) to re-
duce the dipole interaction with the free layer, but not
completely eliminate it. Because of shape anisotropy, the
magnetization orientations of both layers will lie along
the respective major axes of the ellipses, but owing to the
remanent dipole interaction, the angle between them will
be obtuse rather than acute (see Fig. 1(b)). When the
free layer is strained by the voltage applied at the elec-
trode pairs ‘2’, its magnetization begins to rotate. The
remanent dipole interaction, will make it rotate clockwise
in Fig. 1(b) so as to always increase the angular separa-
tion between the magnetizations of the two layers. We
have simulated the magnetization rotation under strain
in the presence of thermal noise using stochastic Landau-
Lifshitz-Gilbert (s-LLG) simulations (see later descrip-
tion). Out of 106 switching trajectories simulated, not a
single one rotated anti-clockwise, showing that the clock-
wise rotation is overwhelmingly preferred.
Strain can usually rotate magnetization by up to
90◦ (from the major to the minor axis of the el-
lipse) although larger rotations are possible under spe-
cial circumstances26,27. Initially, before the application
of strain, the magnetizations of the fixed and free layers
subtend an angle θ = 135◦ as shown in Fig. 1(b). Upon
application of strain, the magnetization begins to rotate
clockwise and θ gradually increases from 135◦ to 225◦.
The MTJ resistance depends on θ according to28
R(θ)−RP
RAP −RP =
1− cosθ
χ(1 + cosθ) + 2
, (1)
where RP (AP ) is the MTJ resistance when the magne-
tizations of the fixed and free layers are parallel (anti-
parallel), R(θ) is the resistance when the angular sep-
aration between the magnetizations is θ, and χ =
(RAP −RP ) /RP . Since θ varies between 135◦ and 225◦,
the conductance of the MTJ (or current flowing through
terminal ‘1’ at a fixed bias) plotted as a function of the
voltage applied at terminal ‘2’ (which generates the ro-
tation) will exhibit a “valley”. The bottom of the valley
corresponds to θ = 180◦ when the MTJ resistance be-
comes maximum.
We can alter the stress distribution in the free layer of
the s-MTJ by applying an additional voltage across the
piezoelectric with a third pair of electrodes ‘3’ shown in
Fig. 1(a). This will allow us to shift the position of the
valley bottom in the transconductance characteristic I1
versus V2 (In is the current through the n-th terminal at
a fixed bias and Vn is the voltage applied at the n-th ter-
minal). Thus, we have a 4-terminal switch with terminals
‘1’, ‘2’, ‘3’ and ground, where the current between ‘1’ and
ground is changed with a voltage applied to ‘2’ and the
transfer characteristic associated with this change can be
modulated with a voltage applied at terminal ‘3’.
When both electrode pairs ‘2’ and ‘3’ are activated, the
strain distribution in the piezoelectric (and hence in the
free layer of the s-MTJ) becomes complex. Exact strain
profiles can be calculated with three dimensional finite
element analysis (e.g. with COMSOL Multiphysics pack-
age) as in19,25, but in order to keep the analysis tractable,
we will assume that activating an electrode pair generates
only uniaxial stress along the line joining that pair. Note
that if anything, this over-estimates the stress required
to produce a given rotation θ, and is hence conservative.
The sign of the uniaxial stress (tensile or compressive)
depends on the polarity of the voltage. If we activate
electrode pair ‘2’, then we will generate uniaxial stress
along the major axis of the elliptical free layer of the s-
MTJ (compressive or tensile depending on the voltage
polarity at ‘2’), whereas if we activate electrode pair ‘3’
we will generate uniaxial stress along the minor axis of
the free layer. We have assumed that the free layer is
made of Terfenol-D which has a positive and large mag-
netostriction coefficient (900 ppm). Compressive stress
along any direction in the free layer will rotate its mag-
netization away from that direction (maximum rotation
is 90◦) while tensile stress will keep it aligned along that
direction. This allows us to control the angle θ with volt-
ages at ‘2’ and ‘3’.
We have computed θ versus the voltage V2 (assuming
V3 = 0) at 0 K temperature (no thermal noise) using the
Landau-Lifshitz-Gilbert equation which yields the mag-
netization orientation of the free layer as a function of
3TABLE I. Parameters for the free layer
Saturation magnetization (Ms) 8×105 A/m
Major axis dimension 80 nm
Minor axis dimension 60 nm
Thickness 15 nm
Magnetostriction coefficient 900 ppm
Gilbert damping constant 0.1
time t under the influence of voltage generated stress:
d ~M(t)
dt
= −γ ~M(t)× ~Heff (t)− αγ
Ms
[
~M(t)×
(
~M(t)× ~Heff (t)
)]
,
(2)
where Ms is the saturation magnetization of the free layer
material, γ is the gyromagnetic ratio, α is the Gilbert
damping constant in the free layer, and ~Heff (t) is the
effective magnetic field experienced by the free layer at
any time t and is given by
~Heff (t) = ~Hdipole + ~Hshape(t) + ~Hstress(t) + ~Hthermal(t),
(3)
where ~Hdipole is the (constant) dipole field exerted by the
fixed layer, ~Hshape(t) is the field due to shape anisotropy,
~Hstress(t) is the field generated by stress, and ~Hthermal(t)
is the random field due to thermal noise. Expressions for
these fields are given in ref.3,4. Stress is generated in the
piezoelectric substrate by activating a shorted electrode
pair with a voltage V. The resulting stress is assumed
to be uniaxial along the line joining the centers of the
electrodes in the activated pair. The voltage V gener-
ates a vertical electric field of V/a in the piezoelectric
substrate. Following Cui, et al.19, we will assume that
a vertical electric field of 37 kV/m is required to pro-
duce a uniaxial stress of 1 MPa in the substrate along
the line joining the electrodes in the activated pair. This
stress is assumed to be fully transferred to the soft mag-
netic layer of the MTJ resting on top of the substrate.
A negative voltage generates tensile stress and a posi-
tive voltage compressive stress because of the direction
in which the piezoelectric film has been poled. Equation
(2) is solved for various V-s until steady state is reached
and that yields the orientation of the free layer’s mag-
netization as a function of the V-s and hence θ versus
V2 for a fixed V3. This result is plotted in Fig. 2 (a)
for 0 K and 300 K tempatures, assuming V3 = 0 V and
~Hdipole = 7.05mT directed along the major axis of the
fixed layer. The dispersion in the 300 K result is due
to thermal noise. The parameters assumed for the free
layer (material Terfenol-D) are given in Table I. For the
MTJ, we assumed the spacer layer to be made of MgO
of thickness 1 nm. For this thickness, the resistance-area
product of the MTJ is about 10 Ω-µm229. If the thick-
ness is increased to 2 nm, the resistance-area product
increases to 8000 Ω-µm2.
We then use Equation (1) to extract the s-MTJ resis-
tance Rθ versus V2 from the θ versus V2 realtion in Fig.
2(a) and plot the transfer characteristic I1(= V1/Rθ) ver-
FIG. 2. (a) The angle θ between the magnetizations of the
free and fixed layers plotted as a function of the voltage V2 ap-
plied at the electrode pair ‘2’. The voltage V3 = 0 V and the
dipole field ~Hdipole experienced by the free layer is assumed
to be 7.05 mT directed along the major axis of the fixed layer.
The results are plotted for two different temperatures. The
dispersion in the 300 K curve is due to thermal noise. (b) The
transfer characteristic I1 versus V2 for two different tempera-
tures 0 K and 300 K. The results are plotted for V3 = 0 and
~Hdipole = 7.05 mT directed along the major axis of the fixed
layer.
sus V2 (at 0 K and 300 K temperatures) in Fig. 2(b) for
two different values of V1. Note that this characteristic
has a notch or valley. Note also that there is no significant
difference between the 0 K and (average of) 300 K results.
Therefore, in the rest of this paper, we will present the
0 K results, noting that the 300 K results will not be sig-
nificantly different. In Fig. 3, we show how the transfer
characteristics depend on the dipole field strength, as-
suming that the temperature is 0 K.
FIG. 3. The transfer characteristic plotted at 0 K temperature
for three different values of the dipole field ~Hdipole directed
along the amjor axis of the fixed layer, assuming V3 = 0 V.
In Fig. 4, we plot the transfer characteristic I1 versus
V2 at 0 K temperature for three different values of V3.
4FIG. 4. The current I1 through the cell s-MTJ at varying
search bit potentials V2 . The dipole field ~Hdipole is assumed
to be 7.05 mT directed along the major axis of the fixed layer.
Clearly, the position of the notch can be shifted around
with the voltage V3 which generates an additional uni-
axial stress (negative voltage tensile and positive voltage
compressive) along the line joining the electrode pads ‘3’.
This makes it a 4-terminal switch.
III. S-MTJ-BASED DYNAMIC TERNARY CONTENT
ADDRESSABLE MEMORY (TCAM)
In a skewed s-MTJ, the current I1 between the free
and fixed layers can be controlled by the gate voltages at
V2 and V3 [Fig. 4]. At any given value of V1, I1 is lowest
when V2 and V3 ‘match’, meaning that they obey the rela-
tion V3 = V2+VF , where VF is a fixed voltage that we call
the ‘offset voltage’. The current I1 increases steeply when
V2 and V3 deviate from the ‘match’ condition. There-
fore, the current through skewed s-MTJ characterizes
similarity between the gate voltages V2 and V3. More-
over, a current-based similarity index in skewed s-MTJ
is suitable for an easier inter-cell aggregation and for eval-
uating similarity between large scale vectors/patterns.
When multiple skewed s-MTJs are arranged in paral-
lel, the column current aggregates the similarity index
(i.e., the s-MTJ current I1) from each cell. Therefore,
the column current evaluates similarity between two vec-
tors/patterns, each applied at the V2 and V3 nodes of the
column, respectively. We have exploited this associative
processing capability of s-MTJ in TCAM design.
Fig. 4 discusses the encoding scheme for implement-
ing match operation of a TCAM cell through a single
skewed s-MTJ. In Fig. 4, s-MTJ current (I1) is shown
at varying search bit potentials (i.e., V2 potential) and at
varying stored bits (i.e., V3 potential). The search bits
‘X’, ‘0’, and ‘1’ are encoded as 0 V, 0.2 V, and 0.4 V,
FIG. 5. (a) s-MTJ based dynamic TCAM Cell. (b) s-MTJ-
based dynamic TCAM cell with local refresh using MTJs.
FIG. 6. (a) 6T CMOS-based dynamic TCAM. (b) 16T
CMOS-based static TCAM.
respectively. The store bits ‘1’, ‘0’, and ‘X’ center the
valley peak to 0.2 V, 0.4 V, and 0.6 V, respectively. In
the encoding scheme, a high s-MTJ current (i.e., a lower
resistance in the s-MTJ) indicates a match between the
stored and search bit. If the stored bit in a cell is ‘X’, cur-
rent through the s-MTJ is high at all search bits ‘0’, ‘1’ &
‘X’, thereby ignoring (masking) the search bit. Similarly,
when the search bit is ‘X’, a high current is induced in
the s-MTJ indicating a match irrespective of the stored
bit. Therefore, the skewed s-MTJ significantly reduces
the complexity of match operation in a TCAM.
The cell schematics for an s-MTJ-based dynamic
TCAM is shown in Fig. 5(a). The cells exploit high
parasitic capacitance at V3 node for a dynamic storage
of the storage bit. Note that the capacitance at V3 is
high due to an underlying high dielectric constant ( >
1000) piezoelectric layer. The parasitic capacitance can
be further enhanced by thinning down the piezoelectric
layer, and/or by increasing the contact area of V3 elec-
trode atop the piezoelectric layer. The parasitic capaci-
tance is charged through the access NMOS transistor M1.
5FIG. 7. (a) s-MTJ-based TCAM array. (b) Column Sense
Amplifier.
The cell in Fig. 5(b) supports local refresh of the stor-
age bit, i.e., the storage potential is generated within the
cell using MTJ-1, MTJ-2, and M2. MTJ-1 and MTJ-2
are standard MTJs (not skewed) and can be switched by
spin polarized current generating spin transfer torque or
domain wall motion. MTJs locally store the storage bit
and refresh the storage potential at V3 node when read
and access transistors (M1 & M2) are activated. Both
MTJs are programmed at high resistance (RH) to store
‘1’ and both at low resistance (RL) to store ‘X’. One of
the MTJs is programmed at RH and the other at RL to
store ‘0’. The MTJs are designed such that MTJ-2 has a
slightly higher critical switching current (IC) than MTJ-
1. To program both MTJs at low resistance, a positive
programming voltage magnitude is applied at the VDD
node [Fig. 5(b)]. To program both MTJs at high resis-
tance, programming voltage polarity is reversed from the
previous case (i.e., a negative VDD). To write MTJ-1 at
RH and MTJ-2 at RL, first both MTJs are programmed
at RL. Then a programming pulse of negative polarity
whose width is greater than the switching time of MTJ-1
but less than the switching time of MTJ-2 is applied at
VDD node. Since the critical switching current of MTJ-
1 is lower than that of MTJ-2, MTJ-1 switches to RH
while MTJ-2 remains at RL. The cell in Fig. 5(a) is
designed for a global refresh, i.e., refresh potentials are
supplied externally to the array (as in a DRAM). Note
that a local refresh in Fig. 5(b) does not interfere with
the regular search operation, and therefore is useful for
improving performance and mitigating the complexity of
refresh operation. Meanwhile, the global refresh-based
cell in Fig. 5(a) also reduces cell area.
FIG. 8. Differential resistance between ‘worst case match’ and
‘worst case one-bit mismatch’ with increasing word length.
FIG. 9. (a) Decoder Circuitry for the search bit. (b) Combi-
nation of multiple s-MTJ column blocks to process a 144 bit
word.
Standard CMOS-based static and dynamic TCAM
cells are shown in Fig. 6(a-b) for comparison against the
s-MTJ-based TCAM cells. The unconventional charac-
teristic of the s-MTJ greatly reduces the footprint. Note
that a standard CMOS-based static TCAM cell requires
16 transistors and a dynamic TCAM cell requires six
transistors and two trench capacitors. In contrast, the
skewed s-MTJ based design requires a single s-MTJ. Non-
volatile storage in the standard MTJs eliminates standby
power dissipation in the TCAM array. A narrow valley in
the transfer characteristic of an s-MTJ (see Fig. 4) scales
down the required minimum voltage difference between
6FIG. 10. Transient waveforms for a 144-bit word search operation: (a, left) Match and mismatch. (b, middle) Local masking.
(c, right) Global masking.
the stored logic ‘0’ and ‘1’, leading to a lower bias current
through M1 and lower dynamic power in charging search
lines (V2 capacitance). Moreover, only a single ended
search word mapping (unlike CMOS designs) is needed,
resulting in lower dynamic power dissipation and lower
wiring overheads.
TCAM cells in a column are connected in parallel to
form the n-bit search/stored word. A TCAM array con-
stitutes multiple such search columns each storing a word
from the database [Fig. 7(a)]. Fig. 7(b) shows the col-
umn sense-amplifier schematic comparing the resistance
of a s-MTJ-based TCAM column against a reference re-
sistance. Nodes OUT and OUTB in the sense-amplifier
are charged to high in the precharge mode (CLK = 0).
Transistors M7-M10 equalize the node potential at their
source and drain ends when CLK = 0. In the evaluate
mode (CLK = 1), if the column resistance due to TCAM
cells is lower than the reference resistance (Rref ), the
current through branch M5-M8 is higher leading to OUT
= 1 (Match). Otherwise, OUT = 0 (Mismatch), if the
column resistance is higher.
The reference resistance is configured such that it has
a resistance in between the ‘worst case match’ and the
‘worst case one-bit mismatch’. For an n-bit search word,
the ‘worst case match’ column resistance Rmatch,n,w
obeys the relation
1
Rmatch,n,w
=
n
Rmatch,w
(4)
where Rmatch,w is the worst case match resistance in an
s-MTJ-based TCAM cell. Note that for a match in the
TCAM cell, the match resistance (Rmatch) in s-MTJ fol-
lows Rmatch ≤ Rmatch,w for any combination of ternary
bits: 0, 1, and X. Meanwhile, the ‘worst case one-bit
mismatch’ column resistance Rmismatch,n,w obeys the re-
lation
1
Rmismatch,n,w
=
n− 1
Rmatch,b
+
1
Rmismatch
(5)
where Rmatch,b is the best case match resistance in an s-
MTJ-based TCAM cell, and Rmismatch is the mismatch
resistance. Note that in case of a mismatch, the mis-
match resistance Rmismatch is always ≥ Rmissmatch,w
for any combination of ternary bits: 0, 1, and X. Fig-
ure 8 plots differential resistance between the ‘worst
case match’ and the ‘worst case one-bit mismatch’, i.e.,
∆R = Rmismatch,n,w−Rmatch,n,w at varying search word
size (n). Note that ∆R < 0 for n > 20. Thus, the s-MTJ
characteristics limit the maximum number of TCAM
cells in a column. The maximum number of parallel
cells in a column can be increased by enhancing peak
to valley resistance in s-MTJ (i.e., Rmismatch/Rmatch)
and/or enhancing sharpness of the valley (i.e., by min-
imizing Rmatch,w − Rmatch,b). Nonetheless, large size
search words can still be processed using s-MTJ-based
TCAM cells by combining multiple block through an
AND-tree as shown in Fig. 9(b), albeit at the cost of
increasing peripheral area and power.
Operational waveforms for the TCAM array are shown
in Fig. 10. At CLK = 0, the search bits B0 and B1 are
decoded to search bit potential (0, 0.2, or 0.4 V depend-
ing on the search bit being ‘X’, ‘0’, or ‘1’, respectively)
using circuitry shown in Fig. 9(a). At CLK = 1, column
peripherals in each block determine a match or mismatch
and the following AND-tree combines their outputs to de-
termine an n-bit (full length) match. Fig. 10 shows sim-
ulated transient of the TCAM array for a 144-bit search
operation. As indicated in Fig. 10(a), the output (ML) is
high in the case of a match between the search word and
stored word, and ML becomes low with mismatch. Fig.
10(b) shows the case of a dont care (‘X’) in the least
significant bit (LSB) of the stored word. Therefore, in
the search operation ML is high regardless of the LSB in
search word (local masking). Similarly, when the search
bit is ‘X’, Fig. 10(c) shows a match irrespective of the
corresponding stored bit (global masking).
In Fig. 11, at varying operational frequencies, the
energy-delay-product (EDP) of the proposed s-MTJ-
based dynamic TCAM is compared against that of
CMOS-based dynamic TCAM. The energy-efficiency of
s-MTJ-based TCAM is remarkably higher than that of
7FIG. 11. Comparison of Energy Delay Product(EDP) vs.
clock frequency between s-MTJ-based TCAM and CMOS-
based TCAM (TCAM array size 144×256) .
CMOS-TCAM. Owing to a much more simplified cell
and search operation, the minimum energy-delay prod-
uct (EDP) is ∼12× smaller than the minimum EDP in
CMOS-TCAM. Furthermore, while the operational fre-
quency of CMOS-based TCAM is limited, the s-MTJ-
based TCAM delivers a significantly improved perfor-
mance. Note that the minimum EDP in s-MTJ-based
TCAM occurs at ∼7× higher frequency than the min-
imum EDP frequency in CMOS-TCAM. At an opera-
tional frequency of ∼1 GHz, the EDP in sMTJ-based
TCAM is ∼100× smaller than that in CMOS-TCAM.
As interest in data-intensive and search-driven platforms
(such as BigData) grows, the unique characteristics of an
s-MTJ based TCAM will become increasingly important
to reduce energ-delay product in such systems.
IV. CONCLUSIONS
This work has shown that the unique characteristics of
a skewed s-MTJ can significantly simplify TCAM design
and operation. In a skewed s-MTJ, the MTJ resistance
can be controlled by the gate voltages V2 and V3. The re-
sistance of an s-MTJ becomes maximum when V2 and V3
‘match’, i.e., they differ only by a fixed amount which we
have called the ‘offset’. This associative property of the
skewed s-MTJ enabled us to design a single s-MTJ-based
match operation in a TCAM cell. The s-MTJ-based cell
is minimized to one access transistor and one s-MTJ for
a dynamic TCAM with global refresh. The cell is mini-
mized to two transistors, two MTJs and one s-MTJ for
dynamic TCAM with local refresh. The dynamic TCAM
with local refresh has higher performance at the cost of
slightly higher cell area. In the explored TCAM cell,
the operation is non-Boolean and single ended which also
minimizes dynamic power and routing. The s-MTJ-based
cell shows ∼12× lower minimum energy-delay product
(EDP) than CMOS-based cell. Moreover, the frequency
at minimum EDP in the discussed cell is∼7× higher than
the frequency of minimum EDP in CMOS-based TCAM.
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